

2182

PATENT IBM Docket No. RAL920000057US1

I hereby certify that this correspondence (37 CFR 1.97(b)) and attached documents (i.e., PTO 1449 and copies of all cited references) are being deposited with the United States Postal Service as first class mail in an envelope with sufficient postage addressed to: Commissioger for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Mistry Scott

MARCH 23, 2005___

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

In re application of

: Customer Number 25299

P.O. Box 12195

W. G. Holland, et al.

IBM Corporation - 9CCA/B002

•

Serial No. 09/551,790

Research Triangle Park,

North Carolina 27709

Filed: April 18, 2000

Art Unit:

2188

For: Com

Computer System and Method with

Internal Use of Network Switching

Examiner: Jack A. Lane

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

The Examiner's attention is directed to the enclosed references which were included in a Japanese Patent Office Action dated August 25, 2004 which relates to a Japanese counterpart application.

A form PTO-1449 listing the references and copies of the references are enclosed.

PAYMENT OF FEE

Please charge the IDS fee of \$180.00 to IBM Corp. Deposit Account No. 09-1990. The Commissioner is authorized to charge payment of any additional fees required under 37 CFR §1.16 and 37 CFR §1.17 or to credit any overpayment to the designated Deposit Account. A duplicate copy of this sheet is enclosed.

Respectfully submitted

Scott W. Reid

Reg. No. 42,098, Attorney for Applicants Tel: 919-254-1085 / Fax: 919-254-2649

Customer Number 25299

03/28/2005 RFEKADU1 00000001 091990 09551790

01 FC:1806

180.00 DA

IN Place of FORM PTO-1449 (Modified)

IN Place of FORM PTO-1449 (Modified)

APPLICANTS' INFORMATION DISCLOSURE STATEMENT

Serial No.: 09/551,790 Applicants: W. G. Holland, et al. Filing Date: August 18,2000

Group: 2188

Atty. Docket No.: RAL920000057US1

Reference Designation

U.S. PATENT DOCUMENTS

| Examiner Initial | Document Number | Date | Name | Class | Subclass | Filing Date if Appropriate |
|---------------------|--------------------|------|------|-------|----------|----------------------------|
| | | | | | | |

FOREIGN PATENT DOCUMENTS

| Examiner Initial | Document Number | DATE | COUNTRY | CLASS | SUBCLASS | Translation <u>Yes No</u> |
|---------------------|--------------------|------|---------|-------|----------|---------------------------|
| | | | | | | |

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

| Examiner: | Date Considered: |
|---------------------|---|
| bgA | Programmable Engine Architecture for High-speed Network Processing, Hideyuki Shimonishi et al. The Institute of Electronics, Information and Communication Engineers, Technical Report of Ieice SSE99-127 PS99-51 (1999-12) ISSn: 0913-5685 Vol. 99 No. 507 P.31-P. 36 / Publication date: 12/17/99 |
| bgA | VLIW Hardware Stack Processor, Kiyoshige Nakamura et al. Information Processing Society of Japan, Search Report, Vol.95. No. 80 (95-ARC-113) P.9- P16 / Publication date: 08/25/95 |
| Examiner Initial | |

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



*** Information Materials for IDS ***

| k | | |
|---|--|--|
| | | |
| 7 | | |

To RAL IP Law Docket Number RAL9-2000-0057 Date Jan 31, 2005

Prepared by Etsiji Okada Date of JPO Office Action Aug 25, 2004

Applied Art (The following reference(s) were cited by JPO Examiner as Prior art to the following JP claims)

| Ref. | Patent Document No. or Title | Publication Date (MM/DD/YY) | English abs. or counterpart document available (Y/N) | , JP claim(s) |
|------|---|--------------------------------|---|------------------|
| | Jearen Jean Jean Jean Jean Jean Jean Jean Je | Aug. 25, 1995 | У | 1-6 |
| В | Report, Vol. 95. No. 80 (95-ARC-113) P.9 - P.16 | · | | 1-6 |
| C / | Proprammable Engine Architecture for High-spead Notwork Processing, Hidexuki Shimonishi etal. | Dec 17. 1999 | Y | 1-6 |
| D | The Institute of Electronics, Information and Communication Engineers, Technical Report of Ieice SSE99-127. | | , | |
| E | PS99-51 (1999-12) ISSN: 0913-5685 Vol. 99 No 507/ P.31 ~ P.36 | · | | |
| F | | | | |

| <note></note> | to be continued |
|---|---|
| PUPA: Published Unexamined Patent Application | PEPA: Published Examined Patent Application |
| PUUMA: Published Unexamined Utility Model Application | PEUMA: Published Examined Utility Model Application |
| | nd published after the priority application date of the subject docke |

Background Art (The following reference(s) were cited but not applied to the JP claims.)

| Ref. | Patent Document No. or Title | Ref. | Patent Document No. or Title |
|------|------------------------------|------|------------------------------|
| bgA | | bgD | |
| bgB | | bgE | |
| bgC | | bgF | EGAP |

| Comment, if any: | | $\frac{I}{2}$ | 00Mp | to be continued |
|------------------|--|---------------|------|-----------------|
|------------------|--|---------------|------|-----------------|